Introduction
In recent years, interruption of manufacturing processes due to power quality degradation has become a major focal point for many power utilities. The most prominent power quality issue plaguing utility customers is voltage sag or dip. It is a sudden decrease in voltage amplitude followed by a return to its initial level after a short time. The use of automation and energy efficient equipment with electronic control would greatly improve industrial production. However, since these new devices are more sensitive to supply voltage deviations, characteristics of the power system that were previously ignored are now becoming a nuisance. To evaluate the technical aspects and economic issues related to voltage sags, the process and equipment immunity level has to be known. However, there is little available information related to equipment sensitivity due to voltage sags. Studies assessing sensitivity of voltage sags on customer loads are divided into practical and theoretical approaches. The practical approaches investigate the effects of voltage sag by monitoring and conducting experiments on customers' sensitive loads, as well as by performing pertinent surveys (Bollen, 2000) . Equipment sensitivity to voltage sag can also be considered and presented in the form of power acceptability curves. These curves are plots of bus voltage deviation versus time duration which separate the bus voltage deviation -time duration plane into two regions namely, "acceptable" and "unacceptable" regions. The lower limb of the power acceptability curve relates to voltage sags and momentary outages. The latest power acceptability standards are the SEMI F47 issued by the Semiconductor Equipment and Materials International (SEMI) in the year 2000 (Djokic et al., 2005) and ITIC curve of the Information Technology Industry Council (ITIC) (Kyei et al., 2002) . The SEMI F47 specification simply states that semiconductor processing, metrology, and automated test equipment must be designed and built to confirm to the voltage sag ride-through capability as per the defined curve. Equipment must continue to operate without interruption during conditions identified in the area above the defined acceptable region (Institute of Electrical and Electronics Engineers Inc, 2005) . As an effort to understand the voltage immunity level of sensitive equipment, some works have been reported in the past. The categories of sensitive equipment commonly evaluated for voltage sags are personal computers (PCs) that control the on line and off line processes, Similar to the other categories of sensitive equipment, ac contactors are also susceptible to power system disturbances such as voltage sags. It can disconnect circuits and cause expensive shutdown in industrial processes. Therefore some research work has been conduced to predict the behaviour of ac contactors during voltage disturbances (Pohjanheimo & Lehtonen, 2002) , (Djokic´ et al., 2004) , (Hasmaini & Khalid, 2004) . The experiment described in (Pohjanheimo & Lehtonen, 2002 ) was performed to show the impact of the point on wave, sag duration, and sag amplitude on the performance of ac contactors. It was shown that voltage sag with a specific magnitude and duration can have different effects on a contactor depending on the point on wave where it originates. Additional research was conducted by Djokic´ et al. (2004) to observe the effect of phase shift during the sag, two-stage sags and sags due to the starting of large motors. It was reported that the threshold voltage that affect tripping does not have a big impact on phase shifts and for two stage sags. Digital simulation procedure for obtaining the contactor susceptibility can be found in (Hasmaini & Khalid, 2004) . It concludes that the contactor disengagement initiates for voltage sags that last for 50 ms with 47% remaining voltage. But this result does not very well agree with other aforementioned research findings. This chapter focuses on investigating the vulnerability of sensitive loads to voltage sags in the 240V/50Hz distribution system. Extensive laboratory tests are conducted for this purpose by analyzing the operation of different equipment during various events of voltage sag. From the analysis of the test findings, it also explains some of the parameters affecting the sensitivity of the tested equipment.
Sensitive Equipment
It is not practical to test all sag sensitive devices available in industrial or commercial facilities. Testing an adequate number of devices representing one component category is sufficient to justify the generalization of the acquired results. For this reason, the most sensitive equipment such as PCs, FLs and ac contactors are selected for testing. Functional overviews of these devices are given in the next sub sections.
Personal computers (PCs)
Personal computers first appeared in the late 1970s. It is a complex electronic computing device designed to be powered by a switch mode power supply (SMPS) which converts incoming single phase ac line voltage into a dc voltage that feeds the electronics components (Fujita & Akagi, 1999) . A SMPS can be a fairly complicated circuit with stages such as rectification, filtration, conversion, and protections, as can be seen from the block diagram shown in Fig. 1 . In the first stage, a diode bridge rectifies the incoming voltage. A large capacitor then filters the pulsating dc voltage to create a nearly constant dc voltage. However, under normal operating conditions, over a half-cycle, the capacitor voltage decays to some value. Depending upon the minimum voltage value set by the design of the SMPS, the dc-dc converter in the conversion stage will deliver rated dc output voltage until the capacitor voltage reaches the designed minimum value. The time to reach this voltage at rated load is defined as the holdup time, T h , which is represented mathematically as (Fernandez et al., 2005) :
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where C dc is the capacitance of the filter capacitor. V norm is the peak nominal voltage. V min is the peak minimum voltage set by the SMPS design. P is the rated power of the SMPS.
Fig. 1. Block diagram of a SMPS used in a PC
Another component related to sensitivity of PCs is the protection circuit of SMPS. These circuits monitor critical circuit conditions and report any violations of prescribed limits. Protection circuit provides over voltage and over current protection for 3.3V, ±5V and ±12V, generates power good logic output signal, programmable timing for power good signal, stable internal voltage reference and voltage reference for main and auxiliary regulation. In addition, there is a special under voltage detection input for sensing the input voltage to the power supply. This input causes the power good signal to toggle if there is insufficient voltage to run the power supply unit outputs. A high power good logic output indicates that the power from the mains is good for PC operation.
Fluorescent Lamps (FLs)
The operating principle of FLs is the same whether the form is a straight tube, circular, or convoluted as in compact fixtures. When a voltage is applied across the ends of a sealed glass tube containing mercury vapour, it causes the vapour to ionize. This vapour radiates light in the ultra violet region of the spectrum, which is converted to visible light by a fluorescent coating on the inside of the lamp. However, it requires a high voltage pulse across the tube to start the process and some form of limiter to prevent the current increasing to a level where the lamp can be destroyed. The current limiter is commonly known as ballast. The traditional ballast contains an inductor connected in series with the lamp, and a starter (Vitanza et al., 1999) . The starter triggers the tube when it is first turned on, by easing the current flow through the inductor and the filaments of the tube in the first place. When the starter bimetal strip reopens, the high circuit impedance and consequent sharp reduction in inductor current causes enough overvoltage to ionize the gas in the tube. However, this solution has significant weaknesses which include a high power loss in the inductor core, light flickering, and a very low power factor due to high inductive reactance.
Electronic ballasts replace the starting and bulk inductive elements of the conventional electromagnetic ballasts. The electronic ballast improves the performance of the lamp by operating at a higher frequency above the 50Hz determined by the mains supply. This eliminates lamp flickering because the gas in the tube does not have time to de-ionize between current cycles which also leads to lower power consumption, and longer tube life. Moreover, since the inductor required to ionize the tube is smaller, resistive loss and the system size is reduced (Vitanza et al., 1999) . Fig. 2 depicts a block diagram of an electronic ballast. The first block contains the protection, filtering, and current peak limiting components. Block 2 is the full diode bridge rectifier to convert the ac line into a dc stage. Block 3 is the smoothing capacitor. It provides the dc link voltage of the resonant inverter for the tube in Block 4. The resonant inverter normally runs at 10-40 kHz. The most commonly used resonant inverter circuits for low-wattage FLs are voltage fed half-bridge quasi-resonant circuits and current fed half-bridge resonant circuits (Vitanza et al., 1999) . 
AC contactors
An ac contactor utilizes a solenoid to cause one or more pairs of electrical contacts to engage when an appropriate voltage is applied to solenoid's coil as shown in Fig. 3 . The solenoid consists of an electromagnet that attracts a moveable bar. The moveable bar is spring loaded so as to cause the bar to move away from the electromagnet when the electrical signal is not present on the coil. Electrical contacts are attached to the moveable bar and the movement causes the contacts to close or open depending on the strength of the magnetic field. The instantaneous flux, φ, and the force, F, that tends to close the air gap in the contactor can be expressed respectively as (Hasmaini & Khalid, 2004) :
where N = number of winding in the coil. I = current flow through the coil. l = the length of magnetic path. µ 0 = absolute permeability. µ = permeability of the coil substances. A = the cross sectional area of the air gap. ω = steady state frequency in radians.
Then, assuming the coil self inductance is constant and dominant, the minimum voltage, V hold , required to keep the contactor from dropping out is given as (International Electrotechnical Commission, 2009):
According to (4) the hold in voltage, V hold , depends very much on the flux which is directly proportional to the instantaneous current applied to the coil. Since the solenoid coil is assumed to be a pure inductor, the phase difference between the coil's current and voltage have a dramatic effect on the point on wave of the voltage sag event. For instance, a voltage sag initiates at the peak of the voltage waveform may leave a very small amount of current to produce enough force to hold the contacts while an event at zero crossing of voltage waveform will leave a much higher current to hold the contacts. 
Methods and Materials
This section illustrates the design of the experiment for equipment testing and the procedures followed to obtain the results on the performance of the equipment during voltage sags.
PC testing
The methodology that is used in the testing is generally based on the guideline given in International Electrotechnical Commission (1994) . Five PCs with different specifications are tested to study the effect of voltage sags on the performance of the computers. The specifications of the tested PCs are shown in Table 1 . The specifications of the test PCs listed in Table1are assumed to cover some old and new models of PCs that are commonly in use at the time of the experiments. The experimental set up consists of four components namely, sag generator, equipment under test (EUT), data acquisition system, and a computer to analyze the signals. In this case, an industrial power corruptor (IPC) from the Power Standards Lab is used, which is a voltage sag generator combined with built-in data acquisition system that is capable of producing and interrupting voltages up to 480V and current at 50A in single or three phase systems. A series of test results on PCs are obtained by following the pre-defined procedure given below.
I.
Using the terminal blocks available at the back of IPC, the conductors from mains panel and conductors to the PC under test are connected and the IPC is powered on. II.
The PC with all input/output (I/O) and pointing devices connected is switched on, allowing it to boot and load the operating system. III.
Allow Disk Defragmenter program to scan and defragment system discs. IV.
Starting from nominal voltage, voltage sags are initiated in steps of 2.5% down to zero volts. The sag initiation angle and the duration are kept constant. The initial sag duration and phase angle are set to 1 cycle and 0° respectively. The critical sag depth for the pre-defined malfunction criteria is determined by repeated testing for at least 3 times for a particular sag magnitude and duration. 
FL testing
Many FLs with different ballast types are tested to study the effect of voltage sags on the performance of the lamps. The specifications of these FLs are shown in Table 2 . The selected lamps are commonly found in residential and commercial applications. Since the main objective of lamp testing is to detect and determine light output variations of the FLs during voltage sags, it is important that the design of the test system must be fast enough to capture the light intensity variation of the test lamps accurately. Therefore, in addition to the materials used for PC testing an advanced photometer which is fast enough to capture the light intensity variation of the test lamps during sag events is used.
FL no.
Ballast The test system shown in Fig. 4 has been built to perform the voltage sag disturbances and evaluate the resultant light output levels from the lighting source. The lamp under test is enclosed in a prefabricated lighting chamber which eliminates stray light and reduces reflections by its internal matt black surface. This point source method measures the light directly produced by the lamp with a light detector at the opposite end of the chamber. The detector head photocurrent is converted to a voltage and it is more than capable of detecting flicker in the human visible range of 0-35Hz (Frater & Watson, 2007) . The conversion process of light detector current into an appropriate level of voltage is performed by the processor in the photometer. However, since the photometer does not have its own built in data acquisition system, the converted voltage waveform is therefore fed to the data acquisition system channels available in the IPC for post processing and analysis. Similar to the series of tests conducted on PCs, test results for FLs are obtained for predefined malfunction conditions known as zero illuminance condition. At transition points where zero illuminance condition is start to observe, the procedure is repeated for at least three times to avoid probable errors that may occur during the experiments.
Fig. 4. FL test setup

AC contactor testing
In order to find the impact of voltage sags on ac contactors, different contactors listed in Table 3 are tested. All contactors are tested with a 2000 Watt spot light load attached to their main electrical contacts. First the contactor is warmed up to its normal operating temperature by applying nominal coil voltage for a couple of minutes before initiating the sag event. In the case of ac contactor testing, the malfunction condition was defined as the disengagement of the main contacts. The disengagement of contacts can be guaranteed with the test setup shown in Fig. 5 where one of the normally open contacts is used to energize the ac coil of the contactor.
Contactor no. Manufacturer/ Model Current rating
C1
LG Industrial System / GMC-18 18 A
C2
LG Industrial System / GMC-40 40 A C2 FUJI / SC-N2 S 50 A 
Results and Analysis
The test findings of different equipment to voltage sags are initially presented as typical voltage tolerance curves. The upper region of these curves represents proper operation region while the lower region indicates unacceptable voltage conditions for equipment operation. Based on the findings, a generic voltage tolerance curve for each equipment category is then constructed.
Analysis of PCs' voltage tolerance level
Effect of voltage sag on all the tested PCs is shown in Fig. 6 along with the standard SEMI F47 and ITIC voltage acceptability curve. Like in previous research findings on sensitivity of PCs to voltage sags, the obtained curves have the same rectangular shape with two clearly distinctive vertical and horizontal parts, with a very sharp "knee" between them. From Fig.  6 , it can be seen that for PC1 to PC5, the knee points are 47.5% -14 cycles, 25% -8 cycles, 40% -12cycles, 50% -11 cycles and 45% -14 cycles, respectively. If one compares these individual voltage tolerance curves, it can be observed that PC4 is the most sensitive PC to voltage magnitude while PC2 is the least. When the sensitivity of the PCs in terms of duration is considered, PC2 starts to malfunction at 8 cycles. One final observation that can be obtained from Fig. 6 is that all tested PCs can ride through indefinitely if the magnitude of the sag is less than 50 % nominal voltage and satisfy the design goals of SEMI F47 and ITIC standard. In Fig. 7 , the upper acceptable region is the region that all PC loads properly operate, the lower region indicates that all PCs fail, and the intermediate region corresponds to some PC failures and some 'ride-throughs'. To further understand the reason why almost all the PCs have rectangular shaped voltage sensitivity curves, signals obtained at different points of the SMPSs are analyzed. Figs. 8 and 9 illustrate the waveforms obtained at the rectifier dc output and power good logic output of the PC4 SMPS during different magnitude of voltage sags. From Fig. 8 , it can be observed that by varying sag depth from 52.5% to 30 % remaining voltage for 10 cycles, the voltage decay at the rectifier dc output remains almost unchanged even for very deep sags. At 10 cycles, the energy stored in the dc link capacitor does not allow the rectifier dc output to decrease up to its minimum voltage as defined in (1). For this reason, the under voltage detection section of the housekeeping circuit does not toggle the power good signal as shown in Fig. 8 . This indicates that PC4 will continue to operate normally for 10 cycles even if there is no mains supply for 200 ms. Fig. 9 shows the variation of the rectifier dc output voltage and power good signal where PC4 starts to malfunction at 11 cycle. Since the sag duration is 20 ms longer at 11 cycles, the rectifier dc output voltage decays further. From Fig. 9 , it is clear that deeper sags cause the power good signal to toggle and PC4 to reboot. This is due to the fact that the deeper sags starting from 50% remaining voltage cause the rectifier dc output to fall below the set minimum voltage of 154 Volts for PC4. Almost similar waveforms are obtained for the series of tests conducted on other PCs. In order to observe the effect of voltage sag duration, www.intechopen.com
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waveforms at the rectifier dc link are also observed for constant sag magnitude. It was noted that the dc link voltage decreases at a constant rate no matter what the sag duration is. So voltage sag duration does not have an effect on the time to reach the set minimum voltage of the SMPS design. 
Analysis of FLs' voltage tolerance level
Numerous test results of FLs are analyzed in this section. It is done by investigating the signals obtained from the photo sensor, lamp current, supply voltage and current. In the case of FLs with electronic ballast, the voltage variation at the dc bus which feeds the resonant inverter circuit shown in Fig. 2 is also investigated. The overall immunity level of all 10 FLs to voltage sags are presented in Fig. 10 as typical voltage tolerance curves along with the SEMI F47 and ITIC standard. The upper region of these curves represents proper operation region while the lower region indicates zero illuminance conditions for FLs' operation. From Fig. 10 , the FLs with electromagnetic ballasts are found to be the most sensitive lamps for short duration sag events. The lamp turn off condition for FLs with electromagnetic ballast generally initiated for voltage sags as short as 1 cycle. CFLs and conventional FLs with electronic ballasts are also sensitive to voltage sag. The main difference in the case of electronically ballasted FLs is that it is a little more immune to sags in terms of duration. However they are generally more sensitive of voltage sag magnitude as shown in Fig 10. FL7 with electronic ballast happened to be the most immune lamp to voltage sags. It is found to malfunction for sag magnitude beginning from 5% and for all durations greater than 5 cycles as shown in Fig. 10 . Fig. 11 shows the generic voltage tolerance curve generated for FLs using intersection method. By comparing immunity curve of FLs shown in Fig. 11 it can be said that many FLs do not satisfy the design goals of SEMI F47 and ITIC standard as most of the FLs fail to deliver light for voltage sags lasting more than 2 cycles. Table 2 , respectively. The effect of varying the sag depth starting from 25% to 15% remaining voltage for 1 cycle, on light output variation of the lamp is shown in Fig. 12 . It shows very important information about the behavior of light output in conventional FL with electromagnetic ballast during voltage sag. The first information that can be derived from Fig. 12 is that the lamp turn off condition starts to occur for sag having 15% remaining voltage. At this point the lamp cannot reignite itself and requires the starter circuit to initiate ionization again. Furthermore, for different depths of voltage sags, the decay time of light output variation remains almost constant between 0 ms and 20 ms which represent the starting and end point of the sag respectively. Although FL6 starts to malfunction at 15% remaining voltage for voltage sag that last for 1 cycle, it is different for longer duration sags. For 2 cycle sags, the lamp becomes more sensitive to the depth of the sag. It starts to extinguish for all sags that is deeper than 25% remaining voltage. Fig. 13 shows the variation of lamp current for different depths of voltage sag that last for 1 cycle. Observe that the lamp current, during all compared events of sag depth, reduce to a very low value. However, except in case of sag event that leaves 15% remaining voltage for 1 cycle, the lamp currents returns to normal as soon as the supply voltage recovers from the sag event. 14 that FL7 just reaches zero illuminance malfunction condition at a sag depth of 5% remaining voltage just at the end of the 5 cycles. Moreover, observe that the light output fluctuation in the steady state operation varies at a higher frequency within a narrow band of 90% to 100% of the nominal light output. This reduces the flicker effect that is obvious in the case of FL6 as seen in Fig. 12 . To analyze the effect of variation of sag duration on the performance of FL7 at sag depth of 10% remaining voltage, Fig.16 is plotted. From Fig. 16 it can be noted that the light output variation does not drop down to zero completely even if the sag duration is varied between 3 to 6 cycles and therefore the lamp is considered to operate properly. Here again it can be observed that the decay rate of light output variation during the sag, remains almost the same. For example, all sag events cause the light output of this FL to drop up to 18% of full brightness at 60 ms as shown in Fig. 16 . From the extensive tests and analysis, it can be concluded that the malfunction of FLs with electronic ballast, in the event of voltage sag, depends upon the energy stored in the dc link capacitor and the minimum voltage for which the ballast is designed to function properly unlike the conventional electromagnetic blasted lamps. However, this conclusion is not true for FLs with electromagnetic ballast. Although it has not been highlighted in the FL test procedure, it is found that 0° sag initiation angle influence most on the sensitivity of electromagnetically ballasted FL compared to tests conducted to observe the effect on initial point on wave of the sag.
Analysis of AC contactors' voltage tolerance level
Test results of testing of the contactor with rectangular voltage sag do not produce a single voltage tolerance curve, but the families of curves corresponding to different point on wave initiation. Typical effect of point on wave for the contactor C1 listed in Table 1 is shown in Fig. 17 . The contactor C1 tolerates for very deep sags and interruptions up to 4 cycles in cases where the sag initiation occurs at 0° or 45° on the point of voltage waveform. However, when the initiation angle is 90°, the contactor disengages for sags that last only for 1 cycle. This result also agrees with the theory highlighted in Section 2.3. For other tested contactors, the effect on point of wave shows similar behavior. Fig. 18 shows the generic voltage tolerance curve obtained from individual immunity curves of the contactors. From this generic curve it can be seen that SEMI F47 and ITIC curves are not a suitable standards to compare the tolerance levels of ac contactors. A more suitable standard to compare the performance of contactors could be IEC standard 60947-4-1 (International Electrotechnical Commission, 2009 ). According to this standard the limits between which the contactors should drop out and open fully are 75% to 20% of their rated control supply voltage for ac contactors. If one compares the tolerance levels of tested contactors with IEC standard 60947-4-1, all falls within the specified limits. 
Conclusions
An extensive experimental study has been performed to determine the effect of voltage sag on sensitive loads such as PCs, FLs and ac contactors. Based on the experimental results it is possible to construct a generic voltage tolerance curve for sensitive equipment which can clearly show acceptable and unacceptable regions for different voltage sag disturbances. The curve provides a quick overview about the immunity level of these devices in a particular power distribution network. From the experimental results, it can be concluded that the voltage tolerance level of the PCs used in the tests vary over a wide range. All the voltage immunity curves obtained appear to have similar shape with distinctive vertical and horizontal parts. When the voltage immunity levels of the tested PCs are compared with the SEMI F47 and ITIC standards, all the tested PCs satisfy their design goal. By observing different waveforms at the SMPS of PCs, the reason behind the rectangular nature of PCs voltage tolerance curves is revealed. Moreover, investigation on the rectifier dc output and power good signal of SMPS shows that malfunction of a PC occurs at a specific time for a predefined minimum voltage defined by the design of the PC SMPS. Therefore, deeper and longer duration sags do not have any correlation with the initiation of PC restart malfunction condition. It only appears to rely on the hold-up time and the set minimum voltage of the SMPS.
From the results of the tested FLs, the voltage immunity level of the lamps with electromagnetic ballasts is more sensitive to voltage sags than the FLs equipped with electronic ballasts. By observing variations in the light output of the lamps, it is possible to conclude that the light intensity of the lamp not only depends on the voltage sag depth but also on the duration of the sag event depending upon the design of the ballast used in the lamp. Moreover, investigations of rectifier dc output and lamp current of FLs with electronic ballasts show the exact timing where the ballast stops functioning properly. The test results on ac contactors clearly show that the magnitude and the duration of voltage sag are not the only parameters that influence the sensitivity of a contactor to voltage disturbances. The point on wave initiation has significant influence on the behaviour of ac coil contactors.
